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ABSTRACT
The effect of epitaxial parameters on the reliability of
silicon planar devices has been investigated. The properties
of the silicon substrates, substrate surface preparation,
and growth conditions for the epitaxial layers were varied.
High reliability, npn, double-diffused, epitaxial planar
silicon transistors (2N2432) were fabricated from layers
deposited under different conditions. Power step-stress
tests, temperature only step-stress tests, high temperature
storage tests and various materials investigations were
carried out. No correlation between the material and process
parameters involved in the growth of epitaxial layers on
silicon substrates and the ultimate reliability of the low-voltage,
small-signal devices fabricated from these layers was observed.
From this, it can be concluded that present epitaxial deposition
processes are quite satisfactory for thistype of device. It
cannot be concluded, however, that the reliability of large
area, high voltage, high power devices is not affected by depo-
sition conditions. Suggestions are made relating to the future
directions of similar programs.
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FOREWORD
The work reported herein was carried out primarily in
the Semiconductor Research and Development Laboratory of
the Semiconductor Components Division of Texas Instruments
Incorporated. The project engineer was M. Bullis. Sub-
stantial contributions to the program were made by the
following individuals: J. Sherer and R. Yeakley, substrate
polishing and cleaning; C. Allen, epitaxial deposition and
thermal resistance measurements; S. Watelski, surface
examination and etch pits counts; W. Phillips, second break-
down measurements; W. Runyan, model analysis; D. Little,
diffusion of slices for electrical measurements; D. Briggs,
power step-stress tests. The devices were fabricated in
the 9ilicon Small Signal Department under the supervision of
B. Snow, E. Domel, and A. Canterbury. J. Marti_of the Silicon
Small Signal Department, coordinated the storage step-stress
tests. K. Howard, of the Central Analytical Facility, performed
the x-ray topographic studies. Contract administrators were
R. Haire and R. Kinsey. The second breakdown measurements were
made on equipment designed and built by W. Portnoy. Portions
of this report were prepared by W. Runyan, by W. Phillips, and
by M. Bullis.
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I. TECHNICAL DISCUSSION
A. PURPOSEOF STUDY
Epitaxially deposited silicon layers are being used
more and more for the fabrication of discrete devices and
integrated circuit structures. Control of collector resistance
in a discrete device and improved isolation between components
of an integrated circuit are some of the advantages which can
be obtained by using epitaxially deposited layers. As tech-
niques become more sophisticated, additional advantages such as
selective deposition in defined areas to obtain desired electrical
characteristics are being realized. The increased use of these
layers requires the development of additional fundamental knowledge
about their properties.
This research study was undertaken to obtain a more
complete understanding of the relationship between the re-
liability of simple solid state devices made from epitaxial
silicon and the materials and process parameters involved in the
growth of epitaxial layers on silicon substrates. In particular,
the characteristics of the silicon crystal substrate, the surface
preparation of the substrate, and growth conditions for the
epitaxial layer were to be considered.
By observing the reliability of devices made from
epitaxial layers deposited under various conditions, it was
intended to determine the conditions for optimum epitaxial
growth in terms of presently known technology. Correlations
between device reliability and other material and device
characteristics were to be made wherever possible in order to
identify the origins of failure. With the results of these tests,
it was expected that a selection of the conditions which will
most likely provide maximum reliability of the finished device
could be made.
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B. LITERATURE SURVEY
At the beginning of the contract period, the literature
was surveyed for pertinent references in the subject area. Al-
though much work has been done and many papers have been written
concerning semiconductor device reliability, the literature on
the effects of bulk characteristics is very sparse. No reports
dealing specifically with the effects of epitaxial parameters
on device reliability were found.
Much of the applicable literature has resulted from the
Physics of Failure Program sponsored by Rome Air Development
Center. Several papers were presented at the 1963 Physics of
Failure in Electronics Conference in Chicago. Solid-state
diffusion of indium in germanium at about 100°C was shown to
reduce the base width in a surface barrier transistor by 0.8_
in i000 hours. 1 Mann and Sandler 2 suggested that dislocations
generated by the addition of large concentrations of impurities
in silicon may enhance the probability of failure when the
structure is subjected to a mechanical or thermal stress. They
postulated that the weakest plane occurs at approximately 1/3
the total diffusion depth and that the effect can be reduced by
reducing the surface concentration and subsequently reducing
the maximum concentration gradients in the diffused structure.
3
Thomas and Gorton suggested that copper may be the
predominant impurity which controls the carrier lifetime and
reverse current in silicon between 85 and 200°C. It is possible
that copper precipitation may occur which results in hot spots
and breakdown. Similar hot spots have been studied extensively
under RADC contract AF 39(602)-3016 at Shockley Transistor
4Laboratory. Queisser 5 showed that there is an enhancement of
metallic precipitation at stair-rod dislocations associated
with stacking faults in silicon, and that microplasmas occur
at these dislocations.
At the 1964 Physics of Failure Conference, Gorton and
Duchamp6 suggested that measurable changes in net impurity
concentration occur in the vicinity of the junction but no
evidence of degradation of device characteristics was noted.
Workman7 observed gold flow from contacts into junction regions
of devices after excessive stress. This is caused by local
heating above the gold-silicon eutectic point at the contact
and often results in emitter-base or emitter-collector shorts.*
Bergh 8 found that contamination during power aging of double-
diffused silicon npn mesa transistors in the presence of hydrogen
and metallic copper resulted in deterioration of emitter junction
characteristics and current gain which could be improved only by
etching the bulk silicon.
During the course of the contract, it became clear that
three relatively new techniques would yield more information
concerning the effect of bulk parameters on device reliability
than would conventional device studies. The first of these is
This failure mode was observed in the present study and
will be discussed in more detail subsequently.
5x-ray topography, a non-destructive technique for examining
defects in silicon slices. This has been recently dis-
9
cussed in detail by Schwuttke. The technique of reflection
x-ray topography has been recently modified by Howard and
Dobrott I0 specifically for the purpose of studying large area
epitaxial films independently of the substrate.
The second breakdown effect in transistors has been
ii
discussed in detail by Schafft and French. A non-destructive
method of measurement introduced by Portnoy and Gamble 12 makes
the study of this effect in many devices practical. It appears
that detailed study of this effect will yield useful informa-
tion in the present context.
Finally, a method proposed by H. Benda 13 for finding
the intrinsic carrier concentration from transistor character-
istics may prove useful in separating bulk and surface effects.
C. PRELIMINARY CONSIDERATIONS
Any relationships between materials and process para-
meters involved in the growth of epitaxial layers on silicon
substrates and the ultimate reliability of devices fabricated
from the layers will manifest themselves through changing device
characteristics which result from the presence of something
(e.g., chemical impurities, dislocations, stacking faults, etc.)
introduced before or during the deposition. We will consider
first some specific effects and impurities which might possibly
be expected to cause such changes in device characteristics.
When examining these, it is arbitrarily assumed that they must
be able to contribute to degradation in the temperature range
of from -55 to +300°C.
i. Effects
a. Diffusion: Fast diffusion of some chemical elements
could lead to a undesired impurity distribution. This might be
caused either by an unwanted impurity with a high diffusion co-
efficient or by diffusion enhancement from electric fields or
structural imperfections. Preliminary work has indicated only
a i0 per cent increase in the diffusion coefficient of boron
14
when the dislocation density changed by 5 orders of magnitude,
but locally it must be much more severe. No increase in diffusicn
rate has been reported along stacking faults, but an appreciable
15
increase has been observed along low angle grain boundaries.
•b. Precipitation: Many impurities precipitate along
crystal imperfections. This can lead to changes in the
electrical behavior of the silicon since the effect of im-
purities usually depends on the manner in which they are
distributed.
c. Changing Mechanical Stress: If the stress becomes
great enough, structural failure occurs, but even for stresses
considerably less, the electrical properties can be appreciably
affected. In particular, the reverse current and the forward
16
voltage drop of diodes can be increased considerably. There
is, however, little data available on the relation between
structure and either breaking stress or the magnitude of p-n
junction degradation.
2. Specific Impurities
a. Oxygen: Oxygen can be introduced into silicon either
during the crystal growing operation or by diffusion. Once in
the lattice it can occupy either electrically active or in-
active sites, depending on the annealing cycle. The net carrier
concentration can thus be changed by the choice of cycles.
If the crystal is grown from a silica container (the
normal Czochralski process) it will be saturated with oxygen
and contain about 1018 atoms/cm 3. Presumably, similar amounts
could be introduced by diffusion but this has not been ex-
tensively studied. The diffusion coefficient has been
9determined, however, and is approximately 1 x 10-9 cm2/sec-
17
at 1300°C. In the as-grown crystal, oxygen is electrically
inactive. However, by heating in the range from 300 to 450°C,
the oxygen begins to form chains with the silicon, becomes
active, and supplies an appreciable number of electrons. Con-
tinued heating causes the number of oxygen atoms per group to
pass some critical number after which the aggregate again becomes
electrically inactive. If instead of an extended heating at low
temperatures, the silicon is heated to approximately 1000°C, the
oxygen is all converted to the large-aggregate inactive species
and no further heating at lower temperatures will change its
behavior. However, by raising the temperature to near the melt-
ing point, the aggregates of oxygen will redissolve and the
behavior is returned to the as-grown condition. Thus if devices
are made from silicon containing oxygen, and have not been
stabilized by heating above 1000°C, it is possible for continued
storage at 300°C to change the bulk resistivity appreciably.
This is shown in Fig. C-l. 18
Because oxygen is a rather fast diffuser, it is possible
for it to diffuse from an oxygen-containing substrate into an
epitaxial layer during deposition, or from a surface oxide into
an oxygen-free slice during the manufacture of planar devices.
Figure C-2 shows the calculated oxygen distribution after a three-
hour diffusion at I150°C (D = 2 x i0 -I0 cm2/sec) from a 1018 atoms/cm 3
substrate source. In this calculation, an infinitely thick layer
was assumed. It indicates that at 20 microns from the substrate
the oxygen concentration is approximately 1017 atoms/cm 3. In the
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event the layer is of finite thickness, and indeed most layers
are less than 20 microns thick, the concentration at any given
distance is greater than for the infinite case. It can thus
be concluded that unless epitaxial layers are grown on oxygen-
free substrates, the layer will have a high concentration of
oxygen diffused into it by the time the diffusion steps as-
sociated with device fabrication are completed.
Calculations for the case of diffusion from an oxide
layer could not be made because of lack of information pertain-
ing to the transfer of oxygen atoms across the oxide-silicon
boundary.
Fortunately, during manufacturing, most devices are
subjected to enough high temperature processing (e.g., during
diffusion) to stabilize them and render the oxygen inactive.
However, some rather special devices, e.g., solar cells (having
a very short, low temperature diffusion cycle), and grown
junction transistors, may be susceptible to this effect.
b. Chlorine: Although epitaxial layers grown on oxygen-
free substrates are free of oxygen, they do contain appreciable
quantities of chlorine (over 1015 atoms/cm3) * . There is little
data available on the electrical behavior of chlorine in silicon,
but as an exploratory project, a i0 mil thick epitaxial layer
with an original resistivity of 130 ohm-cm, p-type, has been
subjected to the heating cycle shown in Fig. C-3 with no
observable change in resistivity.
The value was determined by neutron activation analysis
(J. Nun/% and J. Weaver, unpublished data).
13
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c. Lithium and Sodium: Lithium is a known fast diffuser,
but there seems to be little likelihood of its being accidental-
ly introduced into the device. Sodium is likely to be present
around silicon devices and is known to affect adversely their
characteristics by drifting in oxide layers. However, its
solubility and electrical activity in bulk silicon appears to be
lower than would be observed in ordinary devices.
d. Gold: Gold is a fast diffuser, its diffusion coefficient
is structure dependent, it is almost always present in small
quantities, and it affects both resistivity and minority carrier
lifetime. There are three ways in which movement of gold while
the device is in operation might affect operation= (i) small
amounts on the surface, from contacts for example, might diffuse
into the base region and reduce lifetime7 (2) gold deliberately
introduced to kill lifetime might precipitate, become electrically
inactive, and thus increase switching time; or (3) precipitation
could introduce recombination centers into the space charge region
and lead to an increase in the reverse current.
Gold diffusions in silicon are more involved than those
of the usual III-A or V-A elements because gold may occupy either
substitutional or interstitial sites, and with each of these
19
locations there is a different diffusion coefficient_
Dsubstitutional =
Dinterstitial =
Substitutional 1
Solubility
Interstitial 1 =solubility
2 -i
2.75 x 10 -3 exp(-47,000/RT) cm sec
2 -i
2.44 x 10 -4 exp(- 8,900/RT) cm sec
8.15 x 1022
5.95 x l024
-3
exp (-40,600/RT) cm
-3
exp(-58,000/RT) cm
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Because the substitutional solubility exceeds the interstitial
solubility by a large amount (as shown in Fig. C-4) while the
diffusion coefficient for interstitial gold is much greater
than that for substitutional gold, it is necessary to consider
the dissociation reaction:
AUinterstitial + Vacancy m AUsubstitutional
and the vacancy generation rate. Under certain conditions,
the diffusion of gold can be described by coefficients inter-
mediate between those given above (as shown in Fig. C-5).
Examination of the diffusion coefficients shows that appreciable
diffusion might be expected to take place at temperatures as
low as 300°C. However, the combined substitutional-interstitial
solubility appears to be so low that the total amounts of gold
involved at temperatures below 300°C would not be harmful to
devices. This is based on two separate sets of high temperature
data which extrapolate to 10 7 to 108 atoms/cm 3 at 300°C.
If it is assumed that the lifetime of gold doped
1 1 1
silicon is given by_f - T +--TA where Tf is the final lifetime,
o 2.53 x 107
T is the original lifetime, a_'T is given by _Au =
o NAu
for small gold concentrations, 20 iO _ atoms of gold/cm 3
would have negligible effect on even the longest lifetime
material now in use. Examination of the calculated curves of
resistivity vs gold concentration for various N D and N A show
that 10 8 gold atoms/cm 3 would not affect resistivity. (See
Figs. C-6 and C-7) From these considerations it is concluded
th_ _....... _ __s no likelihood, even with enhanced _ ff__i_, _
affecting material or device parameters by the diffusion of
gold in u) regions _here it is not desired.
16
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_g. C-5 Diffusion Coefficients of Gold in Silicon
I. Interstitial Controlled Dissociative
Diffusion; II. Vacancy Controlled Dissociative
Diffusion; III. Substitutional Diffusion;
IV. Interstitial Diffusion (after Wilcox
and LaChapelle, Ref. 19).
18
106
GOI..D CONCENTRATION (cm-3)
Fig. C-6 - Resistivity of n-type Silicon Doped with Gold. Shallow
Donor Concentrations (cm -3) : A, 1 x 10147 B, 2 x 1014;
C, 5 x 1014; D, 1 x 1015 "; E, 2 x 1015; F, 5 x 1015;
G, 1 X 1016; H, 2 x 1016; I, 5 x 1016; J, 1 x 1017 To
the right of the vertical bar on each curve p > n.
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Specific attempts were made to observe gold pre-
cipitation in silicon. Gold was diffused into bulk slices
and epitaxial layers at times and temperatures expected to
result in a gold concentration of about 1016 -3cm . Initial
18 -3
impurity densities were less than 5 x i0 cm in all cases.
The slices were cooled rapidly from the diffusion temperature
and then examined under an infrared optical transmission micro-
scope using a standard Unitron microscope to which a Varo
.
Miniscope was added. Difficulties in diffusing the gold were
encountered, and it is not certain the expected amount actually
entered the slices. However, results in the literature also
indicate that no precipitation would be expected at these
impurity levels.
Dash 21 has studied the interaction of gold and dis-
locations in silicon. During the course of this study he
investigated the effect of cooling rates and found no observable
precipitation of gold after slow cooling the wafers from diffusion
temperature. Radiotracer studies using Au 198 diffused into silicon
with a non-uniform dislocation density showed no evidence of pre-
cipitation of gold on dislocations even though the density of gold
was greater in the area of greater dislocation density.
22
Wilcox, LaChapelle, and Forbes found no precipitation
with a variety of cooling cycles. They did notice a variation in
the amount of out-diffusion from relatively thin surface layers.
A variety of experiments, 20'23'24 in which counted and electri-
cally active concentrations were observed to be equal also would
appear to indicate that significant amounts of gold do not precipitate.
Infrared-visible image c,>nverter.
21
e. Others: Copper is known to precipitate in
silicon and is likely to be a cause of difficulties. Silver
would be expected to behave similarly to gold. The tran-
sition elements such as iron are less well understood, but
are often fast diffusers, and also may produce unwanted
precipitates.
D. PARAMETERS VARIED IN THE EPITAXIAL DEPOSITION
The main part of the study consisted of experiments
designed to bring out any correlations between deposition
conditions and device reliability which might be present.
An extensive matrix of variables was designed and epitaxial
layers were deposited on substrates under a wide variety of
conditions. These layers were then used to fabricate test
devices and/or for materials studies.
Variations in the various parameters were made as
shown in Table D-I. All layers were n-type, approximately
5 ohm-cm, and were deposited by the hydrogen reduction of
silicon tetrachloride (SiCl4). In most cases the deposits
were made on n-type substrates. In some instances, p-type
substrates were also employed in order to obtain layers on
which electrical measurements could be made directly.
A deposition cycle consisted of loading the substrate(s)
into the reactor, purging the reactor with helium or forming
gas, heating the substrate(s) in hydrogen to about 1200°C,
etching a few microns of silicon from the surface with a
mixture of hydrogen and hydrogen chloride, depositing the re-
quired thickness of silicon, cooling the reactor and contents
in hydrogen to near ambient temperature, flushing the reactor
with helium or forming gas, and removing the epitaxial slices.
Substrates were all oriented on a (iii) plane.
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Table D-I
Parameters Varied in
Deposition of Epitaxial Layers
l • Silicon Crystal Substrate
a. Type of growth
b. Resistivity
c. Dislocation density
d. Depth of damage
• Surface Preparation of Substrate
a. Type of polish
b. Cleaning procedure
c. Vapor etch
o Growth Conditions for Epitaxial Layer
a. Temperature
b. Growth rate
c. Sic14 concentration
d. Type of reactor
e. Dopant compound
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i. Silicon Crystal Substrate
a. Type of growth. Four types of crystals were
employed as substrates: pulled, Lopex , float zone, and web.
b. Resistivity. Substrate resistivities of 0.01 and
0.I ohm-cm as determined by standard four-point probe measure-
ments were used for the device studies and most of the materials
studies. All of these substrates were antimony doped. High
resistivity (6-8 ohm-cm) boron doped, Lopex substrates were
used as pilots and for certain materials studies.
c. Dislocation Density. In general, the type of
crystal growth determines the dislocation density. Dislocation
-2 -2
densities of less than 3,000 cm and about 6,000 cm were obtained
in the pulled crystals. Lopex crystals are dislocation free. Dis-
-2 -2
location densities of 10-30,000 cm , and 200,000 cm were obtained
in the float zone crystals. The web crystal had a dislocation
-2
density of about 3,000 cm .
d. Depth of Damage. Preparation of substrates for
epitaxial deposition usually involves lapping the slices with
progressively finer grit and then polishing either mechanically
or chemically. If 1800 grit abrasive (alumina) is used for the
final lapping process, all the resulting surface damage is removed
in the polishing operation. In order to examine the effects of
surface damage, the lapping process in some instances was stopf d
after lapping with 600 grit abrasive (silicon carbide). The
Texas Instruments Incorporated Tradename
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surface was heavily damaged and a damaged region in excess
of 0.001 inch deep remained after polishing in this case.
The damage depth wis estimated from Talysurf measurements
of surface rOughness and from microscopic (optical) examination
of slices after etching the surface.
2. Surface Preparation of Substrate
a. Type of Polish. Both chemically and mechanically polished
substrates were used. After lapping, the slices to be chemically
polished were cleaned in a detergent solution. Then they were
boiled, first in trichloroethylene and then in nitric acid. The
slices were mounted for polishing in a teflon holder and placed
in an acetic acid, nitric acid, hydrofluoric acid solution
which etches at a rate of about 0.3 mil per minute at room
temperature. The holder was rotated slowly during etching.
After etching, the slices were quenched in water and then
cleaned. The mechanically polished slices were polished to a
mirror finish using successively finer polishing materials
1
ending with _ micron zirconia. After polishing the substrates
were 0.013 inch thick.
b. Cleaning Procedure. The standard cleaning pro-
cedure for mechanically polished slices involved cleaning
in detergent solution, triple-rinsing in deionized water and light
swabbing with a cotton swab saturated with acetone. The
swabbing is carefully done in order to avoid scratching the polished
surface. In the case of chemically polished slices, the detergent
step was omitted. Some of the substrates were swabbed with acetone
loaded with i00 ppm iron which had been dissolved in HCI to form
a chloride. After the swabbing step, which was performed in a
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Whitfield ultra clean workbench in order to reduce the possi-
bility of dust settling on the polished surface, the substrates
were kept in glass containers with ground seals until placed
in the reactor for the deposition. Slices which were optically
microscopically examined prior to deposition were again cleaned
and swabbed before deposition. Care was taken to avoid damage
to the slices as a result of handling with tweezers.
c. Vapor Etch. Standard deposition procedures call
for a 3 minute vapor etch in hydrogen chloride in the reactor
immediately prior to deposition. This etch removes several
microns of material. It was omitted on some of the runs. The
purity of the hydrogen chloride is routinely checked by means of
gas chromatography. The upper limits of various impurities are
shown in Table D-II. Carrier gas for the hydrogen chloride
is hydrogen which has been passed through a palladium purifier.
Usually a concentration of 5% hydrogen chloride is used.
3. Growth Conditions for Epitaxial Layer
a. Temperature. Three temperatures were employed,
1175 ° , 1225 ° , and 1275°C. Temperature was determined by means
of an Leeds and Northrup optical pyrometer. The pyrometer
readings are approximately 25°C lower than the temperatures
specified.
b. Growth Rate: Three growth rates were employed:
approximately 0.5, 1.5, and 3.5 microns per minute.
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Table D-II Purity of Hydrogen Chloride Used
for Vapor Etching of silicon
Oxygen
Nitrogen
Water
Carbon Dioxide
Organics
<i00 ppm
<400 ppm
< 3 ppm
non-detectable
< 1 ppm
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c. SiCl 4 Concentration. The silicon tetrachloride
concentration is governed by the growth rate chosen. Concen-
trations of 0.4, 0.7, and 4_ were used. Hydrogen which has
been passed through a palladium purifier is used as the carrier
gas. The silicon tetrachloride is distilled several times
before use. It is obtained as a commercial product from the
Chemical Materials Department of Texas Instruments Incorporated.
N-type layers with a resistivity of 50 ohm-cm can be made from
undoped SiCl 4 in a clean reactor system.
d. Type of Reactor_ Depositions were made in three
types of multi-slice reactors: Horizontal, with gas flow in
the direction of the slices (longitudinal); horizontal, with
gas flow across the row of slices (transverse); and vertical.
Photographs of the flow system employed are shown in Figs.
D-I and D-2 and a schematic diagram of the reactor system is
shown in Fig. D-3.
e. Dopant Compound. Three compounds were used to
dope the deposited layers: PH 3, PC13, and SbCl 5.
4. Discussion. If all these variables were permuted and
combined there would be nearly 20,000 possible combinations.
Accordingly the various parameters were grouped, and only 36
of the possible combinations were actually prepared. These
are summarized in Table D-III.
After deposition, all layers were examined to determine
if the specifications for the test device were met. Thickness was
determined by an infrared reflection interference technique
30 
Fig .  D-1  E p i t a x i a l  Cont ro l  
Panel  and Reactor Enclosure 
F ig .  D-2 G a s  F l o w  Meter ing P o r t i o n  
of C o n t r o l  Panel 
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using a Beckman IR-5A spectrophotometer or by angle lap
and stain; followed by an optical interference examination
using sodium light; resistivity, by means of a point-contact
25
voltage-breakdown test set , a photograph of which is shown
in Fig. D-4; and surface quality, by optical microscopic ex-
amination.
3 5  
Fig. D-4 Point-Contact Voltage-Breakdown 
Resistivity Test Set 
E. MATERIALS STUDIES
i. Surface Examination. One of the more obvious problems
which might ultimately result in poor device quality is the
presence of large concentrations of dislocations or stacking
faults in the epitaxial film. A detailed study of films
prepared according to conditions 1-8 and 31-34 was carried
out in order to assess the effects of the various surface
preparation procedures. Slices cut from pulled crystals with
2
less than 3000 dislocations per cm were used as the substrates.
After deposition, the slices were masked with black
*
wax and i/3 of the slice was etched in dislocation etch for
2 hours while being ultrasonically agitated in order to re-
veal the etch pits associated with dislocations. To bring out
the triangular patterns associated with stacking faults, another
third of the slice was exposed to 1:3:6 etch for one minute.
These triangular patterns are also visible in the regions etched
in dislocation etch.
The surface investigations showed that use of substrates
with deep damaged mechanically polished surfaces resulted in
epitaxial films with large concentrations of dislocations and
stacking faults. If the substrate is not vapor etched in the
reactor prior to deposition, large numbers of etch pits (larger
than dislocations but smaller than stacking faults) are present
in addition to stacking faults and dislocations. A typical
slice is shown in Fig. E-I. If the substrate is vapor etched in
the reactor immediately prior to deposition, these anomalous
300 ml conc IqNO 3, 600 ml conc HF, 2 ml Br, 23 gm Cu(NO3) 2.
1 part HF, 3 parts HNO 3, 6 parts CH3OOH.
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3 8  
Fig. E-1 - Sample N-X-8 (Run 7) . 140X. 2 hr Dislocation Etch. 
4 -2 (not vapor etched) Stacking Faults: 2.7 x 10 cm 
Dislocations: 1.2 x 10 cm , Anomalous pits: >lo cm . 5 -2 6 -2 
Fig. E-2 - Sample N-X-5 (Run 1). 140X, 2 hr Dislocation Etch, 
2 - 3  
L. (vapor etched) 
Dislocations: 4.6 x 10 cm . 
Stacking Faults: 7 x 1 0 J  cm 
4 -2 
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pits no longer are present and the stacking faults and dis-
location densities are somewhat lower as shown in Fig. E-2.
These anomalous pits may be due to groups of dislocations
or to surface rogghness.
Undamaged substrates, polished either chemically
or mechanically, also show effects as a result of vapor etching.
Typical deposits on chemically polished substrates are shown
in Fig. E-3 (not vapor etched) and Fig. E-4 (vapor etched) and
on mechanically polished substrates in Fig E-5 (not vapor
etched) and Fig. E-6 (vapor etched). There are no anomalous
etch pits of the type observed above in any case but the stacking
fault density is sharply reduced by in-reactor vapor etching.
No significant differences between the clean and dirty (iron
contaminated) swabbing treatments were noted.
The initial studies were made on substrates cut from
several pulled crystals. To ensure that the results were not
distorted by this fact, a repetition of the runs employing un-
damaged chemically polished and mechanically polished substrates
was made using one single crystal for all slices in the test.
Difficulties with lattice strain were encountered in the first
two crystals used and it was impossible to obtain slices free
from star patterns. Slices from a third crystal were annealed
carefully prior to polishing and deposition. Although evidence
of strain was observed in many slices, enough strain-free slices
were obtained to allow the surface examination studies to be
carried out on this group. The results of the first study were
confirmed by this repetition.
40 
Fig. E-3 - Sample N-X-4 (Run 8). 1 4 0 X .  2 hr Dislocation Etch. 
4 -2 
(not vapor etched) Stacking Faults: 2 x 10 cm , 
4 -2 Dislocations: 1.7 x 10 cm . 
Fig. E-4 - Sample N-X-3 (Run 4 ) .  140X, 
(vapor etched) Stacking Fau 
2 x 10 cm . 4 -2 
2 hr Dislocation Etch, 
ts: 0, Dislocations: 
Fig. E-5 - Sample N-X-32 (Run 32). 140X. 2 hr Dislocation Etch. 
(not vapor etched) Stacking Faults8 4.5 x 10 cm , 
Dislocations: 2 x 10 cm' 
4 -2 
3 -2 
Fig. E-6 - Sample N-X-31 (Run 31) . 140X. 2 hr Dislocation Etch, 
4 -2 (vapor etched) Stacking Faults: 0, Dislocations 5.2 x 10 cm. 
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In addition to these special studies, portions of
each slice from which devices were made were routinely ex-
amined for etch pits and stacking faults. A strip about 1/8
inch wide next to the .(ii0) flat was removed from the remainder
of the slice by scribing and breaking. Half this strip was
immersed in dislocation etch and the other half in iz3z6 etch.
The observed dislocation densities were abnormally high (gener-
ally between 103 and 105 cm -2) even for films deposited on
Lopex substrates. The reason for this was not understood during
most of the contract period but it became clear after making
the x-ray topographs described below. Since these showed
that the etch pit density in the region near the flat is not
typical of the rest of the slice, detailed data are not
reproduced.
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2. X-ray Topographic Studies. Transmission and re-
flection x-ray topography were also employed to investigate
the effect of pre-deposit surface treatments on the gross
crystalline perfection of silicon epitaxial layers. X-ray
topography is a non-destructive method to display photo-
graphically the intrinsic lattice flaws inherent to crystal
growth.
Transmission methods have been utilized previously
to record imperfections in thick slices (l-2mm) of silicon,
germanium, and gallium arsenide. The distributions of defects
over large surface area (= 1 in 2) may be mapped by the employment
of the scanning-reflection method I0 which was developed to study
epitaxial film perfection independently of substrate effects.
43
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The sample was mounted on a goniometer head and
the film or substrate was oriented with the aid of a scintil-
lation detector-ratemeter circuit. The instrument used was
a Jerrell Ash microfocus generator. Characteristic copper
radiation was employed. The effective size of the spot-
focus viewed at 6 degrees was i00 microns. Nickel foil
(=0.002 in) was placed over the film holder to filter the
radiation diffracted from the sample. Kodak Type A plates
were utilized. The average exposure time was 2 hours.
Substrates were cut from a 0.01 ohm-cm antimony
doped Lopex crystal. Prior to deposition, the substrates
were chemically etched and checked for defects by means of
transmission x-ray topography. No defects were observed. A
typical photograph is shown in Fig. E-7. Slices were then
cleaned and swabbed, using either clean acetone as in the
standard procedure or acetone loaded with i00 ppm iron. Two
depositions were made. In the first, the substrates were vapor
etched prior to deposition while in the second they were not.
The pre-deposit history of each substrate slice is summarized
in Table E-I.
A (333) topograph of sample 391 is depicted in Fig. E-8.
Slip-induced dislocations are observed (arrow) at the slice pe-
riphery in the region of the (ii0) flat ground on the ingot.*
A (333) topograph of sample 392 (Fig. E-9) reveals intense
slip at the sides (arrow A) and top (arrow B). Moderate slip
at the top and sides of sample 393 (Fig. E-10) is also observed.
The (333) topograph of sample 394 (Fig. E-II) yields surface
scratches (arrow A) and slip (arrow B).
The (±i0) flat is at the top of the photograph _or each sample.
/ 
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.. 
Fig. E-7 - Transmission X-ray Topograph, Slice 394 
(prior to deposition). 
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F ig .  E-8 - ( 3 3 3 )  R e f l e c t i o n  X-ray Yopoqraph, S l i c e  391. 
, 
4 7 
A 
-- \ 
Fig. E-9 - (333) R e f l e c t i o n  X-ray Topograph, Slice 392. 
48 . 
Fig .  E-10 - (333) Reflect ion X - r a y  Topograph, Sample 393. 
49 
\ 
A 
Fig. E-11 - (333)  R e f l e c t i o n  X - r a y  Topograph, Sl ice  394, 
4 
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The slip at the top of the slices (in each figure)
is consistent and appears to be associated with the flat. The
grinding operation employed to produce the flat probably causes
a strained region at the edge which propagates into the slice
and the epitaxial layer during the heat cycle associated with
deposition. It can be seen that the effect persists even though
the substrates have been chemically etched after grinding and
prior to deposition. Although the polishing etch used did not
relieve the strain associated with the grinding, it is possible
that a more selective etch such as NaOH would do so. The possi-
bility that the slip is a function of the position of the slice •
on the susceptor cannot be ignored completely since the slices are
normally placed in the reactor in the same relative orientation.
Although this possibility seems unlikely further study will be
required to establish the mechanism definitely.
After taking the topographs, the slices were etched in
dislocation etch to bring out dislocations and stacking faults.
Counts of etch pits associated with dislocations in a region near
the flat and in the center of the slice are given in Table E-I.
Photomicrographs from which the counts were made are shown in
Figs. E-12 to E-15. It can be seen that the etch pit counts also
show a marked increase near the flat.
Variations with surface preparation are much less
significant than variations across the slice. However, it should
be noted that the in-reactor vapor etch significantly reduces
the number of stacking faults which are present. Although the
topographs indicate that the films which were swabbed with acetone
containing iron exhibit greater slip, this difference is not
apparent in the photomicrographs.
b 
Fig. E-12 Sample 391. 70X. 
a) Near flat; b) 
2 hr. Dislocation Etch. 
Center of slice 
CL 
Fig. E-13 Sample 392. 70X. 
b 
2 hr .  Dislocation Etch. 
a) Near flat: b) Center  of slice 
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b 
F i g .  E - 1 4  Sample 393. 7 0 X .  2 hr. Dislocation E t c h .  
a) Near f l a t ;  b) Center of s l i c e  
L 
A 
1 
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This study was undertaken during the final phase
of the contract when the technique and facilities became
available. Although it appears to be very fruitful, lack
of time prevented a full exploitation of it during the course
of the contract effort.
3. Electrical Studies. Attempts were made to study
resistivity and mobility of epitaxial films by direct measure-
ment. Hall bar patterns were mesa etched in the films and
contacts soldered to the side arms. Two measurements were to
have been made on each slice. In the case of the p-type
substrate, measurements could be made directly on the n-type
deposit. Another part of the slice was diffused with a p-type
emitter-like structure and the characteristics of the n-type
deposit under the diffused layer were to be measured. In the
case of the n-type substrate, the p-type layer was diffused over
the entire slice. The characteristics of this layer could then
be measured. An n-type emitter-like layer was diffused into a
portion of the slice and the characteristics of the p-type layer
under this diffused layer were to be measured.
Hall effect and resistivity measurements on a series
of six n-type films deposited on p-type substrates revealed that
the leakage resistance between film and substrate was the same
order of magnitude as the resistance along the film. It proved
impossible to improve the isolation significantly by reverse
biasing the p-n junction. Consequently, the accuracy of the
electrical measurements was not sufficient to draw any firm
54
conclusions. Because the variations in electrical properties
(and, as will be seen below, in device properties) appeared
not to be highly significant, the major study which would have
been required to resolve the leakage difficulties was not
undertaken and no further measurements were made.
F. DEVICE DESCRIPTION AND FABRICATION
The test device chosen for this contract was the
2N2432, an npn, double diffused, epitaxial planar silicon
transistor. This is a high-reliability, high-speed chopper
approved for use by NASA, Huntsville, under the designation
SS70061. It is a 30-volt, 300-mw device with a base width
of about 4 microns.
Standard 2N2432 processing techniques were used for
photomasking, diffusion, device fabrication and canning operations.
Details of this processing are proprietary. Four batches of
devices were fabricated. The deposition runs included in each
of these batches are shown in Table F-I. In general, six slices
from each deposition run were started through the process. Since
all 48-54 slices could not be accommodated in a diffusion run,
three slices from each deposition run were included in each
of two diffusion runs required for each batch of devices. Fifty
or more devices were made from each slice which survived the
diffusion and scribing operations.
It proved to be impossible to process the slices from
deposition run 30 (web material). These slices were much thinner
and much smaller than the standard slices. As a result they
could not be held on the KMER spinners with the jigs and fixtures
which were available.
No post-fabrication testing was employed. However all
devices which were used in subsequent tests were checked for
transistor action. Yields on some slices, particularly those
with heavily damaged substrate surfaces, were abnormally low.
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Table F-I - Device Fabrication Batches
Fabrication
Batch
II
III
IV
Epitaxial Deposition
Runs
l, 2, 3, 4, 5, 6, 7, 8
9, i0, ll, 12, 13, 14, 15, 16
19, 20, 21, 22, 23, 24, 25, 37, 38
17, 18, 26, 27, 28, 29, 30, 31, 2
G. POWER STEP-STRESS TESTS
i. Test Conditions. In order to assess the effect of
variation of materials and deposition parameters on the
reliability of a silicon epitaxial transistor, devices from
most of the epitaxial deposition runs were subjected to a
power step stress test. All epitaxial runs from which 2N2432
transistors were made were represented with the exception
of runs 27 and 28 which were inadvertantly omitted. In addition,
a group of 2N2432 transistors was taken off the shelf and tested
in the same fashion (Run 0).
Forty devices from each group were operated at power
levels of 300mw (rated power), 600mw, and 800mw. An applied
voltage of 30 volts was used during the 48 hour stress period
at each power level. Measurements of BVcEo, ICBO, IEBO, hFE
and hFE(inverse ) were taken before and after each stress period.
Data sheet conditions were used for these tests. These conditions
are summarized in Table G-I.
2. Analysis. If a particular time interval is chosen, and
units are subjected to successively greater stresses (usually
temperature or temperature plus applied voltage) it is generally
observed that a graph of I/T°K versus cumulative failures is
composed of straight line segments. The choice of a failure
point will change the location of the curve but usually does
not change the slope.
As was mentioned earlier, data were taken at power
dissipation levels of 300, 600, and 800mw. In order to make
curves of the kind discussed above, the junction temperature
at each level must be determined. Very approximate values of
57
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Table G-I - Test Conditions for Parameters Studied
in the Power Step-stress Tests
Parameter
BVcE O
ICB 0
IEBO
hFE
hFE (INV)
Test Conditions
I C = l0 ma, I B = 0
VCB = 25 V, I E = 0
VEB = 15 V, I c = 0
VCE = 1 ma= 5 V, I C
VEC 5 V, I E 0.2 ma
Specifications
_30 Volts
_<i0 na
<2 na
>_ 5O
> 2
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the junction temperature were obtained in the following manner:
First, the case temperature for a device was measured as a
function of power using an iron-constantan thermocouple welded
to the outside of the can. This gave the results shown in
Table G-II. Second, the thermal resistance between the device
and the header was measured by alternately pulsing the device
and measuring the wafer temperature by the forward voltage
drop of the emitter-base diode. This thermal resistance varies
considerably from device to device as can be seen from data taken
on 12 random samples shown in Table G-III. However, no variation
which could be attributed to variations in epitaxial deposition
parameters was found. Third, from a combination of these, values
of junction temperature at various power levels were computed
according to the relationship: Tj = Tc + eP, where Tj is the
junction temperature, T is the case temperature, e is the average
C
thermal resistance, and P is the power dissipated. The lower
dotted line in Fig. G-I depicts this computed junction temperature.
Other data, listed as "typical" for this device, give
the two circles. These two points, coupled with the knowledge
that catastrophic failure would occur above the gold-silicon
eutectic (370°0 give the upper dotted curve. The difference
between the two is probably due to the environment of the case.
For example, the 214°C/watt case temperature increase was based
on a single unit in still, unconfined air. A large number of
units closely packed with poor circulation would have a greater
temperature rise. It appears then that these two curves represent
the extremes in temperature excursion to be expected. Accordingly
the solid line was drawn to give an average number for use in
plotting the data.
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Table G-If - Case Temperature at Various Input
Power Levels (2N2432)
Power Case
Input Temp
300mw 90°C
600mw 165°C
800mw 196°C
Table G-III - Thermal Resistance on 12 Units
(2N2432)
Unit
1
2
3
4
5
6
7
8
9
i0
II
12
°C/watt156
14 (omitted from average)
64
62
67
72
55
56
79
92
62
71
Av 67
i :
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Table G-IV gives the per cent cumulative hFE failures
for the different runs and Table G-V gives similar data for ICB O.
As a matter of definition, an hFE failure occurred when hFE
changed by 20%, and an ICB O failure occurred when ICB O increased
by a factor of ten. Catastrophic failures, which will be dis-
cussed below, were not included in this analysis.
The problem now arises of how to compare the data in
order to delineate any significant differences between devices
constructed in the various manners. Figures G-2 through G-4
are I/Tj versus cumulative hFE failure plots. The junction tempera-
ture is assumed to be that of the solid line in Fig. G-I. The
data are plotted on three figures in order to minimize overlap.
If we assume that there are no more than three straight line
segments which should pass through the three temperature points,
the slopes of the segments can vary rather widely as illustrated
in Fig. G-5a. It is, however, impossible for the slope of any
segment to become negative, for segment 1 to have a slope less
than that drawn, or for segment 2 to have a slope greater than
drawn. Thus the correct lines lie in the cross-hatched regions
of Fig. G-5b.
Tables G-VI and G-VII list total per cent hFE and ICB O
failures in decreasing rank. No pattern is discernable and no
conclusive interpretation of the data is possible. It should be
emphasized however that "random" surface variations and differences
in fabrication appear to have a greater effect on reliability than
any variations in deposition conditions which have been studied
thus far.
Table G-IV - Per Cent Cumulative Failures (hFE)
I Run # 300mw 600mw 800row I
0 28 43 51
1 20 40 40
2 37 65 72
2-R 13 13 49
3 22 42 65
4 23 28 41
5 37 55 60
6 25 47 67
7 12 28 35
8 15 30 33
9 2 5 12
I0 8 18 20
ii 8 13 20
12 20 27 32
13 8 20 30
14 5 l0 l0
15 l0 15 30
16 15 17 30
17 63 67 87
18 50 50 69
19 i0 22 28
20 30 42 49
21 32 37 42
22 5 12 45
23 32 45 60
24 17 32 55
25 12 27 45
26 5 15 45
29 i0 15 37
31 18 18 47
37 17 42 42
38 8 37 55
63
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Table G-V - Per Cent Cumulative Failures (IcBo)
1 Run # 300row 600mw 800mwi
0 0 55 57
1 2 7 7
2 0 i0 32
2-R 2 5 45
3 22 45 57
4 5 7 22
5 15 30 40
6 7 15 31
7 27 40 50
8 5 7 12
9 0 0 5
l0 0 2 7
ii 0 2 5
12 2 5 5
13 2 5 7
14 2 7 l0
15 l0 20 27
16 2 2 2
17 3 ii 71
18 0 3 31
19 2 2 5
20 0 0 0
21 0 5 l0
22 0 0 2
23 0 2 5
24 0 0 0
25 7 7 7
26 2 i0 22
29 0 5 35
31 2 5 32
37 0 0 0
38 0 2 2
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Table G-VI - Total Per Cent Failures (hFE)
Total Per Cent
Run No. Failure
17
2
18
6
3
5
*23
*24
*38
0
*20
2-R
31
*26
22
*25
"21
*37
4
1
29
7
8
12
15
16
13
"19
I0
ii
9
14
87
72
69
67
65
60
60
55
55
51
49
49
47
45
45
45
42
42
41
40
37
35
33
32
30
30
30
28
20
20
12
i0
* Lopex Substrate
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Table G-VII -Total Per Cent Failures (IcB O)
Run No.
17
0
3
7
2-R
5
29
2
31
18
6
15
26
4
8
14
"21
1
i0
*25
13
ii
9
12
"19
*23
30
16
*22
*24
Total Per Cent
Failure
71
57
57
5O
45
40
35
32
32
31
31
27
22
22
12
i0
i0
7
7
7
7
5
5
5
5
5
2
2
2
0
0
0
Lopex Substrate
71
This conclusion is also substantiated by a detailed
examination of the means of the values of the various parameters
studied, the means of the values of the parameters after stress-
ing normalized to their initial value and standard deviations
of the various parameters. There were no obvious differences in
any of these indices which could be attributed to differences in
preparation of the epitaxial layers.
3. Catastrophic Failures. Many devices failed catastrophically
during the course of the step-stress tests. The number which failed
the hFE test are listed in Table G-VIII. Many of the failed devices
were sectioned in order to determine the cause of failure. In
every case examined, gold from the emitter or base lead alloyed
across one or both junctions causing shorts. In some cases,
this alloying was accompanied by melting of the emitter or base
leads resulting in an external open.
Three runs (2, 7 and 19) were operated an additional
72 hours at 800 mw. The number of catastrophic failures increased
sharply; characteristics of the remaining measurable units became
very soft and indeterminate.
The precise cause of the alloying is not clear. It
is apparent that the temperature has exceeded the gold-silicon
eutectic temperature or the melting point of a gold-silicon-X alloy
where X is an unknown impurity. Some evidence has been obtained
which associates material imperfections such as tetrahedral growths,
stacking faults, or dislocations with these failures. For example,
a break in the collector-base junction (such as the one in Fig. G-6)
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Table G-VIII - Catastrophic Failures (hFE)
Cumulative Failures After
Run # 300mw 600mw 800mw Batch
0
1
2
2-R
3
4
5
6
7
8
9
i0
ii
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
29
31
37
38
I
0
0
1
0
1
0
0
0
0
0
1
0
0
0
0
0
0
2
4
0
0
0
0
0
0
2
0
3
2
3
1
3
3
3
1
0
3
0
0
0
0
0
0
3
4
I
0
i
0
i
1
2
0
5
17
9
4
9
4
4
1
0
4
0
1
0
0
2
1
27
15
1
0
2
0
1
0
0
0
2
0
0
0
0
0
2
0
1
0
8
9
i0
0
1
m
I
I
IV
I
II
II
II
II
II
II
II
II
IV
IV
III
IIl
III
III
III
III
III
IV
IV
IV
III
III
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in the region of the gold penetration is highly suggestive
that one or more of these may be present in the failed units.
Also, the low incidence of catastrophic failure among devices
made from layers which were deposited on Lopex substrates with
their significantly lower defect density suggests that this
may be the case. In devices of this type which did fail the
break is apparently absent as shown in Figs. G-7 and G-8.
On the other hand, devices made from layers which
were deposited on the high dislocation density float-zone
substrates showed no abnormal number of catastrophic failures.
There is a suggestion that uncontrolled processing variations
between batches might be significant. The wide spread in
thermal resistance values from device to device which was noted
in Table G-III probably results from variation of thermal
conduction across the wafer-header contact and it seems possible
that this is the most significant quantity. Variations in
collector resistance may also be significant. It should also
be noted that leads on top of tetrahedral growths do not always
alloy through. An example is given in Fig. G-9.
Further study in this area will be required in order
to resolve the question fully.
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H. 1000-HOUR LIFE TEST
The original schedule called for the selection
of an "optimum" materials process and a 1000-hour life
test at rated power on 200 devices from this run. In view
of the similarity of th_ step-stress test results, no
optimum materials process could be identified. Consequently, it
was felt that the 1000-hour life test would not yield meaningful
results within the scope of the study and this phase of the
proposed work was omitted.
Instead, several other tests were undertaken as
described in the following sections.
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fI. TEMPERATURE ONLY STEP-STRESS TESTS
Since the inception of this contract one of the
main considerations has been that of separating material
effects from purely surface variations. A step-stress test
with applied voltage (such as the one described above) is
much more sensitive to surface effects than one in which
stressing is done by temperature only. Because of this,
and because of the few points finally available in the first
test, a new test without applied voltage was initiated. Twenty
units from each of the 33 runs were tested.
These units were stored for 48 hours at each of the
following temperatures: I00, 125, 150, 200, 250, and 300°C.
Measurements of ICBO, hFE , hfe , BVcB O and BVEB 0 were taken on each
unit at the beginning of the test and after each storage
period. Test conditions are summarized in Table I-I.
These data were taken on an automatic testing machine
and the IBM cards were examined to find the number of failures
for each parameter. In this analysis slic_ as well as deposition
run, identity was maintained in order to examine differences which
might exist between diffusion runs in the same batch. No sig-
nificant variations in any of the parameters were observed and
there were no catastrophic failures.
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Table I-I - Test Conditions for Parameters Studied
in the Temperature-only Step-Stress Tests
Parameter Test Conditions
I CBO
hFE
hfe
BVEB 0
BVEB O
BVcB 0
BVcB 0
VCB = 25 V, I E = O
VCE == 5 V, I C 1 ma
VCE = 5 V, I = 1 ma, f = 1 kcC
I E = l0 _a, IC = O
I E = 100 _a, I C = O
I C = i0 _a, I E = 0
I
C = i00 _a, I E = O
J. 350 o C STORAGE TEST
The results of the power step-stress tests lead
to the tentative conclusion that there _re three separate
failure modes (as indicated by changes in apparent activation
energy). The mechanisms of the first two are unknown but
are probably surface dominated. The last was originally thought
to be due to gold migration. A time versus cumulative failures
test at elevated temperatures appeared to be best suited for
observing this failure mode. The gold movement is very likely
to be structure dependent and thus one of the few instances
where material parameters might be expected to have an easily
observable effect on reliability. If this is indeed the failure
mode, extended storage just below the gold-silicon eutectic
temperature should reveal it.
Twenty devices from each of deposition runs 2, 9, i0,
ii, 12, 19, 20, 21, 22, 23, 28, 29, 31, 37 and 2-R were stored
at 350°C. Measurements of hfe at 1 kc, with VCE = 5V and
I C = 1 ma, were made after 0, 2, 4, 8, 16, 32, 48, 70, 135, 198,
and 381 hours of storage. Slice, as well as deposition run,
identity was maintained so that differences between diffusion
is the same fabrication batch could be detected.
There were no catastrophic failures in any of the
lots tested. This suggests that the catastrophic failure mode
does not depend on the formation of a Au-Si-X alloy with a
melting point lower than that of Au-Si eutectic. It also
suggests that local heating occurred as a result of poor thermal
characteristics in the devices which failed catastrophically in
the power step-stress tests.
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Only four devices from the entire lot of 300 suffered
as much as a 20% reduction in hfe. One of these occurred after
32 hours (run 31, slice 315), two after 48 hours (run 31, slice
315 and run 2, slice 14A), and the last after 198 hours (run 2,
slice 14A).
Many of the devices had improved hfe. A list of those
having a 20% or greater increase is given in Table J-I. Although
in some cases, the value of hfe reached a maximum and then fell,
in no cases was there a value 20% or more lower than the initial
value. These results suggest that the third non-catastrophic
failure mode observed is not due to gold migration but that it,
too, is probably surface dominated.
Table J-I- 350°C Storage Test
Number of devices with 20% or greater increase in h
(each lot had i0 devices)
2
2 (14A) 0
2 (14B) 0
9 (A3) 0
9 (BI) 0
Io(AI) o
i0 (B2)
ii(AI)
ii (B3) ,
12 (A3)
12 (33)
19 (i)
19 (3)
20 (6)
20 (4)
21(3)
21(2)
22 (5)
22(2)
23(2)
23(2)
28(4)
28(7)
29(2)
29 (3)
31(6)
31(5)
2 (6)
2(3)
$7(7)
37(3)
4
I
i
0
0
0
0 0
0 0
o ! o
I
o 0
I
o I
_ 0
1 1
0 0
0 0
0 0
1 1
0 0
0 0
0 0
0 0
0 0
0 0
0 0
1 1
0 0
0 0
0 0
0 4
0 0
0 0
8 16
1 1
1 1
0 0
0 0
0 0
1 2
0 0
0 0
0 0
0 0
2 3
2 2
0 0
1 1
0 0
1 i 1
0 0
0 0
0 0
0 0
0 3
2 4
4 6
0 4
I
0 I 0
I
0 ' 0
I
I
5 8
I
0 0
2 I 481
i
i i i
o F o
o L o
0 0
2 2
0 0
0 0
0 0
0 0
4 4
2 3
0 0
2 2
1 1
2 2
1 1
0 0
0 0
0 0
3 4
6 6
9 9
i0 il09 9
0 0
2 4
i0 i0
i i
0 0
70
i
1
1
0
0
0
2
0
0
0
0
4
3
0
2
2
2
1
0
0
0
6
8
I0
i0
9
0
9
i0
2
1
(at IKC)
fe
135 [98
1 3
1 1
0 0
0 0
0 0
2 2
0 0
0 0
0 0
0 0
4 4
3 4
0 0
2 2
3 4
2 2
1 3
0 2
0 0
0 1
6 7
9 i0
I0 i0
i0 i0
9 i0
0 0
i0 i0
i0 i0
2 2
i - 1
381
3
1
0
1
0
2
0
0
0
0
4
5
i
5
5
3
3
2
0
1
8
i0
I0
i0
i0
, 0
I0
PI0
2
1
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K. SECOND BREAKDOWN
A means of non-destructive measurement is provided
by the second breakdown effect under conditions of limited
duty cycle. A single positive half-sine wave of variable
amplitude from a rectified 60-cycle line voltage was applied
approximately once each second to the collector of the 2N2432
with the emitter grounded and the base open. A dual-trace Tektronix
Type 545 oscilloscope was used to display simultaneously the aollector-
emitter voltage (SBV) waveform and the collector current (Ic)
waveform. The current waveform was the differential voltage
drop across a precision I00 ohm resistor in the collector
circuit. Additional details of the equipment and the effect
12
are given by Portnoy and Gamble.
The amplitude of the positive half-sine wave was
slowly increased until second breakdown current was observed.
The amplitude was adjusted to the minimum value which would
sustain second breakdown. The voltage and current waveforms
under these conditions was recorded photographically on Type 47
Polaroid film. Typical waveforms are shown in Figs. K-l, K-2,
and K-3. The upper curve is voltage with a scale of i0 volts
per small division, the lower curve is current with a scale of
4 ma per small division, and the sweep rate is 0.4 millisecond
per small division. Figures K-I and K-2 are of the same device.
A greater voltage amplitude applied in the latter case caused
third breakdown. Some devices went more quickly into third
breakdown as shown in Fig. K-3. In general, such devices did
not display second breakdown without third breakdown.
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Fig. K-1 - SBV and I
fo=ms for a Typical c
2N2432 Transistor
Wave-
I, V
time
V
Fig. K-2 SBV and I Wave-
forms for a Typica_
2N2432 Transistor Driven
into Third Breakdown
_ime
_, K=_ - UV and I
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Second breakdown voltages and currents were measured
for ten 2N2432 transistors from each of two separately
processed groups from runs number 2,9,10,11,12,19,20,21,22,
23,28,29,31,37, and a repeat of 2. The two groups in each
run were fabricated from different slices. Usually both
diffusion runs were represented. The mean values of SBV,
IC, and power with their standard deviations are tabulated
in Table K-I. For convenience, graphs of SBV are shown in
Fig. K-4 and of SB power in Fig. K-5.
A comparison of runs 9 and l0 with run 2, and of runs 20
and 21 with run 19 seems to indicate that SBV is reduced by
either a slower or faster deposition rate than 1.5 microns
per minute.
A comparison of runs ii and 12 with run 2, and of runs 22
and 23 with run 19 suggests that a lower deposition temperature
reduces SBV, but a higher temperature reduces SBV slightly.
There seems to be a small reduction of SBV with increase
in dislocation density.
There is no conclusive difference in SBV between mechanical
versus chemical polishing procedures.
Second breakdown voltages and currents were also measured
for devices which had undergone and survived the power step-stress
test series. Mean values with standard deviations of SBV, IC,
and power for slices 14A, 191, 193, and 293 of runs 2, 19, and
29 are tabulated in Table K-II.
90 TABLE K-I - Second Breakdown Characteristics of Unstressed
2N2432 Transistors
Run Slice
2 14A
2 15B
9 9A3
9 9BI
i0 10AI
i0 10B2
ii llAl
ii lIB3
12 12A3
12 12B3
19 191
19 193
20 206
20 204
21 213
21 212
22 225
22 222
23 232
23 232
28 284
28 287
29 292
29 293
31 316
31 315
37 377
37 373
2 26
2 23
SBV (volts)
99.8 + 5.0
94.1 + 8.7
79.8 + 24.0
83.2 + 22.8
94.1 + 26.2
82.9 + 10.8
87.1 + 21.0
107.0 + 7.9
77.8 + 5.9
63.1 + 7.5
I C (ma)
12.1 + 1.7
11.6 + 2.2
12.9 + 1.0
11.4 + 2.7
14.2 + 1.2
13.0 + 1.8
10.3 + 3.2
i1.4 + 1.4
10.4 + 2.5
12.3 + 1.7
Power (watts)
1.216 + 0.193
1.096 + 0.258
1.034 + 0.353
0.940 + 0.313
1.315 + 0.342
1.074 + 0.177
0.915 + 0.488
1.222 + 0.183
0.806 + 0.040
0.767 + 0.068
131.6 + 4.1
105.4 + 10.5
87.6 + 22.7
64.1 + 5.9
102.5 + 5.6
80.1 + 11.4
iii.0 + 9.4
94.6 + 2.6
70.3 + 24.2
60.6 + 20.7
112.2 + 8.2
125.6 + 4.9
86.9 + 4.8
83.1 + 4.0
93.2 + 4.0
104.4 + 12.9
116.0 + 12.8
86.3 + 5.7
103.1 + 2.9
98.6 + 4.2
12.2 + 1.5
11.4 + 0.9
ii.i + 1.7
14.2 + 1.0
11.4 + 1.4
12.8 + 1.2
9.5 + O.8
9.8 + 0.9
15.8 + 5.3
18.8 + 4.4
8.7+0.8
7.4+0.5
ii.i + 0.9
10.7 + 0.9
8.7 + i.i
10.4 + 2.8
9.6 + 0.7
10.5 + 1.4
10.5 + i.i
10.4 + 0.5
1.608 + 0.232
1.202 + 0.051
0.938 + 0.125
0.907 + 0.074
1.166 + 0.138
1.026 + 0.185
1.053 + 0.109
0.928 + 0.094
1.001 + 0.151
1.005 + 0.091
0.970 _+ 0.045
0.930 + 0.085
0.963 + 0.082
0.890 + 0.095
0.813 + 0.120
1.118 + 0.441
1.113 + 0.144
0.903 + 0.ii0
1.083 + 0.123
1.024 + 0.047
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TABLE K-II - Second Breakdown Characteristics of
Power Step-Stressed Transistors
93
Run
m
2
19
19
29
Slice
14A
191
193
293
SBV (volts)
92.0 + 8.4
57.0 + 19 I
91.1 + 10.7
82.8 + 6.6
Ic(ma)
I0.0 + i.i
18.0 + 5.5
ii.i + 3.6
ll.0 + 2.0
Power (watts)
0.916 + 0.088
0.929 + 0.108
0.994 + 0.130
0.897 + 0.079
TABLE K-III - Second Breakdown Characteristics of High-
Temperature-Storage Stressed Transistors
2
19
19
2_
Run Slice
14A
191
193
293
SBV (volts) Ic(ma)
91.9 + 9.6
100.6 + 24.6
97.8 + 3.5
75.6 + 1.3
11.2 + 1.4
I1.2 + 2.3
9.7 + Z.5
i1.6 + 0.7
Power (watts)
1.024 + 0.130
1.125 + -.154
1
0.947 + 0.058
0.877 + 0.053
94
The devices which had undergone the power step-stress
tests had a slightly reduced SBV and SB power. Those from
slice 191 had a very low SBV with an increased I TheC
reason for this is not clear, but it was not unexpected
since the values for BVcEO in the devices from this slice
which were power stressed were much lower than the values
in the unstressed samples. There were only five surviving
devices in the power stressed sample from slice 191 (as
contrasted with the very high survival rate of that from
slice 193). It should be noted that the power stressed
devices from runs 2 and 19 were subjected to an extra stress
period of 72 hours at 800mw.
A third group of SB measurements was made for devices
which had undergone the high temperature storage test. Mean
values with standard deviation of SBV, Ic, and power for
groups 14A, 191, 193 and 293 from runs 2, 19, and 29 are
tabulated in Table K-III.
A comparison of SBV for the unstressed, power step-stressed
and high temperature storage stressed transistors from slices
14A, 191, 193, and 293 is shown in Fig. K-6. Figure K-7
compares SB power for the same devices.
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L. MODELS FOR DEVICE CHARACTERIZATION
In order to examine bulk-surface-device parameters
relationships it is necessary first to have some mathematical
models which include both bulk and surface measurable quantities
and the various device parameters of interest. Unfortunately,
few such models exist, and they are by and large rather unreliable
themselves. Moreover, it can be seen as they are developed that
most of the models are so involved, and so few of the parameters
actually known, that interpretation is difficult. Interpretation
is also hampered because many of the equipments used to measure
transistor parameters do not uniquely respond to a particular
one, and unless care is taken, changes in readings may be attri-
buted to the wrong parameter. This pitfall can be minimized by
individually checking each device, but if large quantities of
devices are to be studied, the time is prohibitive.
For example, if ICB 0 increases appreciably because of
surface effects it may bring about an apparent increase in hFE
(grounded emitter dc current gain). Consider the diagram in
Fig. L-I. With no leakage
I
_ C
hFE I '
B
where I and I are the ideal collector and base currents re-
C B
spectively. If there is a leakage current, IBL = ICB O, the
collector current is increased while the measured base current
is decreased:
, I C + ICB O
hFE = I _ I
B CBO
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Fig. L-I - Effect of ICB0 Changes
on hFE, IBL e__{_
B
1
IBL
Fig. L-2 - Reverse Current
Voltage Oscillogram of a
Transistor Collector-Base
Junction. Both curves have
the same horizontal scale of
5 volts/div. The vertical
scale for the lower curve is
2 ma/div., while that for the
upper is 0.i ma/div.
Fig. L-3 - Temperature Compensating
Bridge Circuit for Measurement of
Collector Current. VEB
2L _R IR
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Note that if the transistor were operated grounded base, and
determined by a direct measurement of I E and IC, the effect
would be much less noticeable. The power step-stress data
included a measurement of hFE, and the correlation between it
and I which was observed was probably due to this effect.
CBO
AC measurements eliminate'this difficulty and were substituted
in subsequent tests.
Another instance of interpretation difficulty arises
in the machine measurement of BVcB O. Surface effects usually
greatly increase ICB O, and the result can be interpreted as a
reduced breakdown when in fact it is not. For example, the
two I-V curves of Fig. L-2 illustrate this. The curve on the
bottom was taken with a rather reduced current sensitivity
and shows severe rounding near the breakdown knee, and an
apparent BVcB O of 37 volts. The top curve in the photograph
(of the same device) has had the current gain increased and
appears to show a sharp break but at a much lower voltage.
If BVcB O were measured and recorded (and it usually is) as
the voltage at a specified current, then the measured value will
be sensitive to ICB O. Some measurements of this effect can be
obtained by recording a "breakdown voltage" not at just one
current, but at several. Thus, if a softening occurs it can be
detected. This also was done in the second step-stress test
series.
i. Current Gain (_)
given as
The simple small signal expression for _ is usually
where _ is the transport efficiency,
is the emitter efficiency, and _*
the collector multiplication factor.
i00
2
W
0
2
2L
n
7 - I--
DpNAL n
W
DnN D LpE coth L
n
DpNAW o
DnN D LpE
where w
O
D n, L n
width of base between the inside edges of
base collector and base-emitter transition region
diffusion coefficient and diffusion length of
minority carriers in base
Dp, LpE
N D =
N A =
diffusion coefficient and diffusion length of
minority carriers in emitter
impurity concentration in emitter
impurity concentration in base
While this expression is useful in considering the effect of
bulk parameter changes on _, it does not include surface terms.
Such effects can arise in many ways; for example, surface leakage
across the collector-base junction can give an apparent enhance-
ment of hFE (but not a). Surface effects which change the diode
behavior can degrade low current _, surface recombination currents
will cause a decrease of _, as will volume recombination.
By following Webster's analysis 27
of hFE variation with
emitter current, a surface recombination term affecting _ can be
introduced. This can be done in a rudimentary fashion and gives
_=i
w 2 n Sn
o AS Wo 1
2Dn n
1 +
NDE LpE D n
NA w ° Dp
(1)
i01
where S
A s
A
is the surface recombination velocity,
is the area of recombination,
is the cross section of the device, and
superscript n represents the normal transistor connection.
The expression for inverse _ is very similar, but the area
active in surface recombination may now be different, and of
course since the collector-base junction is now emitting,
NDE _ NDC and LpE _ Lpc. These changes give:
w2 i i
o AS w So 1
2D T A D
n n n
1 +
NDC LpC D n
o p
where superscript i represents the inverse transistor connection.
There is still another correction that is sometimes
28
necessary. It is caused by recombination current in the emitter
junction. Any such currents do not contribute to minority carriers
within the base and hence decrease the emitter efficiency. That is
JnE 1
JnE + JpEJr
J
i+ JpE+ r
JnE JnE
whereJnE is the electron current
J is the hole current
pE
J
r
is the recombination current,
This equation may be put into a more standard form and becomes
1 -- O
DnNDELpE n. 2
l qDp
qVEB
kT
e
(2)
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If the effects introduced in arriving at Eq. (2) are added to
the already complicated expression for _ given in Eq. (i) :
_qv B
W 2 n JrWoNA e kTo AsW S NAWDo 0 P (3)
2Dn _ n A Dn D _N- ELp-Dn n2i q D
P
It should be noted that in Eq. (3), the assumption is made
that each of the terms is very small, For most cases of forward
operation this is true. In the inverse configuration however,
may become the order of 0.3 to 0.5. Equation (1) accounts for
this in a simplified way, but does not add the recombination term.
2. Collector Current (I c)
Rather than attempt to separate the bulk from surface
terms by analyzing the device behavior under varying conditions,
13
it seems possible, by following a procedure suggested by Benda,
to afford a separation by the mode of measurement. Recall that
simple theory (neglecting surface effects) specifies that the
emitter and collector currents can be written as
I E = all
IC = a21 [exp( q ZEB_kT/- i i + a22 [exp lq VBC_-_: _ / i]
2
=_ l i
a21 kT A_n n. Wo
L n N A sinh __
n
all ]
a21
D N
all
If VBC is reduced to zero, then Ic a21 [exp lq VEB > ]= _ - 1 .
But keeping VBC zero also eliminates any surface leakage from
base to collector. Contributions due to recombination current
will also be eliminated, so that the measured I is indeed a
C
function only of a21. If I c is now monitored at a fixed VEB
throughout a step-stress test, and remains constant, then any
changes in _ are due to surface changes.
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There are however, a few inherent difficulties with such
a test. First, if the contact resistance changes, then (VEB actual)
will change, and can thus affect I c. If I c is read at only one
voltage there is no way to detect or separate changes of resistance
from changes in a21. When I c read as a function of VEB is plotted
logarithmically, regions which yield a straight line are assumed
to be independent of spurious effects. It is, however, tedious
to plot such a curve for many devices, and in the actual data taken
this was not done. This was unfortunate because one of the devices
tested showed an abrupt decrease in calculated a21 which could not
be associated with similar changes in _, and was ascribed to the
series resistance effect. The second difficulty arises because of
the high accuracy required in the measurement of and I in
. VEB C
order to observe small changes in hFE when it is above I00. The
problem is particularly difficult because of the large temperature
coefficient of I C versus VEB.
In some measure, the problems were reduced by using the
bridge of Fig. L-3. Transistor Q2 was used as a standard and
not subjected to the step-stress testing. The resistors R and
!
R were a fraction of an ohm so that VBC was never more than
'-
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1 millivolt. At balance:
!
II =A R
c
12
C
but also,
i I 1
C = a21
12 2
C a21
1 and 2 have the same temperature functional form
Thus, if a21 a21
the bridge will remain balanced as temperature varies. Similarly,
if VEB changes, the bridge should remain balanced, except for series
resistance in the emitter-base circuit. If it is assumed that
2
a
21
remains constant, then
!
1 2 R
a21 = a21 A R
and
-I
a21 _ R
1 R
a
21
where the bars represent subsequent readings of the same device.
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Even with this arrangement there were small deviations which
could only be ascribed to temperature imbalance. The
normalized results are shown in Table L-I.
• Reverse Current (IcB O)
ICB O is written in simplified :form as
ICB 0 = q n. A n
i LpND WoNA '
If surface leakage paths are taken into account, and written
inclusively as ISL, and if recombination within the space
charge region is added
oiv °n1---+ +q n i +ICBO - T ISL LpN D W--_A '
where v is the volume in which recombination occurs, and ISL
is the surface term. The volume v will vary with voltage in
a manner determined by the impurity gradient, but will be
V1/2
approximately as C "
(4)
106
u_
o
0
r.)
-,.4 o
_rn
m $4
.--I 0
0 -,--I
i11
_o
_.t ,.-4
,121 g4
N _
-,--I I
0-,-t
H
I
,--4
r-I
r-t
o 04 O GO c_ _ _ _ _O O
GO O_ GO 0O (D O O_ ,-4 r'- o
o_ O_ O_ O_ O_ O 0% o_ O_ O
,...4 ,-4
GO (D t'- t'- (I) O O_ O GO O_
o_ O_ O_ 0% o_ O 0% O_ o_ O_
• • • e | • • _ •
T_
• • e 0 • • • • • D
o
0
(X) GO oO ,,o t.- o_ o_ GO oO GO
o_ o_ o_ o'_ o_ o_ 0"% oO o"* o_
• _ • e (J • • • • •
_o O o l'-- O "_ r-- e_ ,-4 o_
(D G0 (D I-- o_ o'_ o_ 1-.- GO 1--
0 • O 0 • e O O 0
c_t L_" _-I _ _J_ _ r-4 _'_
uq ,-4 00 04 _ oq 04 00 GO
o GO o_ 00 00 o_ o_ r'- cO o_
o o_ O_ O_ o_ o_ o_ 00 o_ O_
e o • e e • e • • •
_D Oq _" O'_ O'_ _q O GO u') ,-I
e • • o • • • • • e
_D O L_ (N e,] O'_ CO o4 u'_ O
O_ GO GO _0 GO 00 CD O_ CO O_
0 • e e • • 0 D • 0
O 0 • 0 _ 0 • • •
,-I ,--I ,'-4 ,-I ,--I _ ,--I ,'-4 ,--I ,'-4
(D o_ _O O _ (X) c_ _O O
O O ,-4 ,-4 c_ c_ 04 fq o_
_-I _-I ,-4 ,--I ,-I ¢xl C_l c_l o4 o4
107
4. Collector-base Breakdown Voltage (BVcBo)
Usually the collector-base breakdown voltage is considered
to be a function only of the resistivity (= p_ , but surface
leakage and microplasmas are known to reduce the measured breakdown.
However, if the microplasmas are of small area and carry little
current, they will appear only to cause an increase in ICB O. As
a very rough expression for BVcB 0 one might write the following
three equations in order to account sequentially for avalanche
in the bulk, increased leakage affecting the measured voltage,
and microplasmas:
= Clpn ("perfect" material)BVcB O
where C 1 is a constant and n usually
is between .5 and 1.5
n
BVcB O = ClP
n
BVcB O = ClP
- C2IcB O
- C2IcB O - C3Zai
where ICB O is assumed to be primarily the surface leakage
and a. is the area of the ith microplasma. However, the microplasmal
can only reduce the over-all voltage to that determined by its own
breakdown voltage. This voltage may only be slightly below the
b,:ik v_lue, or as small as a few volts, depending on what flaw
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produced the microplasma.
n
BVcB0 = ClP
To take this into account.
- C 2 ICB 0 - C3Zai_v i
where Av is the difference between bulk breakdown voltage
and that in the microplasma area. Admittedly such linear
combination are very naive, but qualitatively predict the
direction of the change to be expected.
5. Emitter-collector Shorts
The direct cause of shorts is generally the emitter
contact metal developing spikes which reach down to the collector.
It is also sometimes observed that the spikes originate at the
collector-header bond and go all the way through the thick
collector region and into the base (and/or emitter).
The cause of the metal migration has not been determined,
so some theorizing is in order. Localized heating up to the
metal-silicon eutectic temperature can cause such spikes, and
if the device is subjected to a sudden overload, such a mechan-
ism is understandable. However, growth of a spike under such
circumstances should be quite rapid. In order to explain the
slower process (up to several days at excessive rating) often
observed, a more subtle process is indicated. Surface
migration into surface cracks might occur for example,
and it would then proceed slowly as cracks grow. Diffusion
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coefficients may be enhanced in damaged regions (dislocations,
along slip boundaries, stacking faults). It should be noted
however that a cross section through a device which failed
by a spike from the emitter did not have the spike at a
"tetrahedron" defect which was covered by base metalization.
The tetrahedron involves twin lines, stacking faults, and
stair rod dislocations, and represents a fairly severe
collection of defects. On this meager data one concludes
that the standard crystallographic defects are not necessarily
the most important ones, and that one should look further.
It may be that the localized hot spot mentioned earlier does
materialize as contacts deteriorate. There is also the
possibility that local impurities mix with the contact material
to form a ternary (or higher) compound with a liquidus tempera-
ture far below that predicted from the binary system. Since
source material would be limited, such a process might be
expected to progress slowly. In an effort to formulate an
expression for the incidence of shorting it seems reasonable
to include the thermal resistance from the wafer to header;
the number of serious lattice defects (even they may be only
of secondary importance); the power dissipation; thermal
gradients and resistivity gradients. This suggests that,
P(s) =
where P(s) u
r =
A =
W =
C, =
l
E
d_
dR
dR
probability of a short
thermal resistance of assembly
cross sectional area of the device
power being dissipated
constant
distance from metal contact to E-B junction
= maximum local temperature gradient
= maximum local resistivity gradient
ii0
6. Emitter Current (I E)
The current-voltage relationship for a forward biased
emitter junction is usually given as
where I O is identical with ICB O of Eq. (4). This expression
is based in diffusion current only and does not include high
level injection or space charge region recombination current.
The recombination current will add a term proportional to
exp qV so that
nkT
I E = I O exp + I exp nkT
where n is usually between 1 and 2, but often is as much as
four. This term can change with time if the junction area
changes because of the growing or diminishing of inversion
layers. The centers that cause the recombination current are
not necessarily uniformly distributed across the emitter cross
section, and indeed it has been suggested that much of this excess
current originates near the periphery of the emitter in planar
transistors. If this is true, any change which perturbed the
current distribution in the device would cause a change in the
recombination current.
" iii
7. Individual Parameters Contributing to Models
From those models just listed, a tabulation of the
individual properties can now be made and is given in Table L-II.
With this list, the problem now becomes one of determining
which of the many properties might change and how such changes
affect transistor behavior. The complexity of the models,
their incompleteness, and the number of variables just tabulated
(and about whose behavior little is known) leads to the con-
clusion that except for the method of observing changes in a12
described in section L-2, it is not presently feasible to
interpret parameter changes in terms of the individual contributors.
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Table L-II - List of Individual Parameters
Contributing to Models
Collector Region Base Region Emitter Region
_Dc (x) wo _(x)
L C
p NA (x) T,pE
_pC _ N A(x) dx _pE
nC Ln _nE
Wc-COl lector w E
width
N __
F =
B =
T T =
T M =
S =
A s =
TIE =
e (y, z) =
density of precipitates
stacking fault density
dislocation density
material stress due thermal
material stress due to mechanical constraints
surface recombination
area with surface recombination
stress due to heavy impurity concentra£ion
in emitter
temperature distribution
R(_, Np, FC, TI, TM, NB, B) = rate of solution of silicon
by contact
i(x)
P
= density of deep level impurities
= number of dipoles/unit area on the surface
F
Wd -b
We-b
= ratio of width of space change region
at surface to width in body of device
= collector-base depletion width
= emitter-base depletion width
M. NEW TECHNOLOGY
The study reported here did not require the
development of new technology for its pursuit. No
new technology was developed during the course of the
work.
i13
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under power stressing result dominantly from surface effects.
No pattern which could be assigned to epitaxial deposition
parameters was observed.
4. Present epitaxial deposition techniques appear
to be a relatively non-critical factor in the fabrication of
lowTvoltage , small signal devices of the type examined in this
study. Any correlation which may exist between epitaxial
deposition parameters and device reliability could not be demon-
strated by these studies. It cannot be assumed that studies
on other types of devices (e.g., narrower base, higher voltage,
higher power) would not exhibit such correlation.
5. The usefulness of the non-destructive techniques
of x-ray topography and second breakdown measurements in future
work of this type was indicated during the later stages of this
study.
6. From the preliminary topographic studies reported,
it can be concluded tentatively that the grinding operation
associated with the (ii0) flat on a typical silicon crystal intro-
duces strain which manifests itself in large densities of dislocations
after heat treatment such as the crystal receives during epitaxial
deposition.
7. The preliminary non-destructive second break-
down studies showed minor differences between devices as initially
fabricated and similar devices after being power stressed. Such
differences were also observed in the case of devices which have
been subjected to higher temperatures only.
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8. The influence of an in-reactor vapor etch in
reducing the stacking fault density in epitaxially deposited
films was confirmed.
9. During the course of this study it became
apparent that highly specialized device structures and circuitry
would be required to separate surface and bulk effects. Some
very crude beginnings along these lines were made but much
remains to be done in this area. It can also be concluded that
simultaneous examination of such a wide range of variables will
not lead to conclusive results in studies of this type.
B. RECOMMENDATIONSFOR FURTHERSTUDY
i. Additional work to determine the conditions
under which the defect density in an epitaxial film influences
device reliability should be undertaken. Special device
structures and measurement techniques designed to eliminate
the influence of surface and fabrication variations should be
employed.
2. Further study of the gold-alloying mechanism
should be undertaken to establish if it is enhanced by the
presence of defects in the epitaxial layer or by the existance
of electric fields encountered during device operation.
3. Further second breakdown studies on specialized
device structures stressed in various ways are likely to prove
useful in establishing correlations between deposition conditions
and device characteristics and reliability.
4. Use of device structures specially designed
to eliminate failures due to surface conditions is recommended
for future studies of this type. High-voltage, high-power devices
appear to be more likely to exhibit correlations than small-signal
devices and it is suggested that future studies be oriented to-
ward devices of this type.
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5. The effect of material parameters on surface
instability should be explored. For example, the crystallographic
orientation of the substrate may affect the properties of the
oxide grown on it, or impurities originally in the silicon
may segregate at the surface during the processing and ad-
versely affect device performance.
6. The possibility that thermally induced stresses
or excessive contact pressures may lead to phase changes of the
semiconductor itself, or to changes in the character of the
various contact-semiconductor phase diagrams should be in-
vestigated.
7. It is recommended that fewer variables be
included in future studies of this type in order that the effects
of the most significant variables may be more fully examined
and understood.
